Abstract. This note proposes a minor modification of a recently-developed method that achieves two-level multipleoutput logic minimization via the constrained minimization of a single function. The modified method is simpler and more efficient than the original one, but unlike the original method, it does not guarantee exact minimality except for small-size circuits.
Introduction
A new method for obtaining a two-level collective minimal cover for a set of switching functions } , ... , , { n f f f S 2 
1
= has been recently proposed by the authors [1] . This method relies on the introduction of an auxiliary function F whose subfunctions (restrictions) with respect to (n-1) additional auxiliary variables ) ( y y 1 2 1 − n , ... , , y are certain (possibly repeated) members of S. A particularly constrained minimal cover for F is shown [1] to contain only labeled versions of some paramount prime implicants (PPIs) of S and can be used to construct an exactly minimal multiple-output cover of S. Our method [1] adds an additional (n-1)-valued dimension for the multiple output, in contrast to earlier auxiliaryfunction methods [2, 3] which add an n valued dimension. Hence, the spatial complexity of our method [1] is one half that of these methods. Likewise, this complexity is almost one half that of PPI-based methods [4] .
This note proposes a minor modification of the aforementioned method, in which exact minimality is traded off with a much desirable reduction in complexity and dimensionality. In this modification, the number of additional variables is further reduced from (n-1) to In the following two sections, the original method and its proposed modification are briefly outlined for n =3. A small illustrative example (in which exact minimization is achieved) follows in section 4 and conclusions are given in section 5.
The Original Method
For n= 3, the auxiliary function F is defined by
which is visualized on the variable-entered Kanrnaugh map (VEKM) [5, 6] of map variables 1 y and 2 y shown in Fig.1 . Figure 1 actually shows all the conjunctive eliminants of F w.r.t. 1 y and 2 y [7] , including F itself expressed in VEKM form. It has been shown [1] (as can be easily deduced from Fig. 1 via complete-sum-derivation techniques [8] ) that the complete sum of F is:
which means that CS(F) contains all the prime implicants of 1 (which constitute all the PPI's of the multiple-output function), each labeled with an appropriate tag of auxiliary-variable products. Exact multiple-output minimization is achieved when the function F is minimized with identical subfunctions of F being handled similarly [1] .
The Modified Method
The modified auxiliary function G is now introduced as the following minterm expression with respect to   n log r 
which is visualized together with its other conjunctive eliminants w.r.t. in the VEKM of F in Fig. 1 contains a repeated copy of 3 f , the corresponding cell for G in Fig. 2 is filled with a don't care. The complete sum of G is now deduced from Figure 2 as
Note that all PPIs are present in (6) except those arising from the product 
Illustrative Example
We illustrate our new approach by using it to solve the problem [1] of designing a two-level multiple-output network for three 4-variable incompletely specified functions given in decimal notation as follows: 1 , 2 , 9 , 11 , 12) + d (4 , 10) , 5 , 11 , 13 , 14 ) + d (2 , 10 , 15) , , 4 , 9 , 10 , 11 , 13 , 14) + d (5 , 15 ) .
Now, we define the auxiliary function G using 2 additional variables 1 y and 2 y according to the scheme of Fig. 2 , which is shown enlarged in Fig. 3 wherein cells with 0 entries are left blank. Now, we construct a minimal cover for G in two stages. The first stage is algorithmic and produces all essential PIs of G and is shown in Fig. 3 while the second stage is the standard trial-and-error K-map procedure to add non-essential PIs and is shown in Fig. 4 . In going from Fig. 3 to Fig.  4 , all 1 entries covered by loops in Fig. 3 are switched into d entries to facilitate the selection of the non-essential PI loops. In general, the modified method is not guaranteed to achieve exact minimality. However, for the case of n= 3, it is possible to compensate for the missing PPIs that belong to the product (   3  2  1  2  3  2  1  1  4  3  2   2  4  2  1  2  4  3  2  1  4  3  2  2  3  1  1  3  1  2  1  4 
The AND-OR multiple-output network based on (10) is shown in Fig. 5 , and after deletion of redundant (dotted) connections, it is found to achieve a minimal number of 10 gates (as a primary objective) and a corresponding minimal number of 31 input connections (as a secondary 
Conclusion
This note has presented an efficient approach for the construction of a compact two-level multiple-output logic network. This approach transforms the original problem to a problem of minimizing a single output function, and can proceed by map, algebraic or tabular techniques. The cost of implementing the new approach is only minimally greater than that of individual minimization of the pertinent functions. However, it leads to better networks which are almost minimal.
